Experimental study on SEU mitigation in a commercial-off-the shelf SRAM FPGA for the LHC Phase-2 upgrade